- 发帖
- 53402
- 今日发帖
- 最后登录
- 2024-12-22
|
RTLvision PRO 7.0 simplifies the visualization of large RTL designs, including third party IP and reused blocks. Using Concept’s award winning visualization technology, the tool provides the unique and effective graphical rendering of RTL code structures, allowing engineers to quickly appreciate design functionality. Supporting SystemVerilog, VHDL and Verilog, RTLvision PRO comes complete with a range of debug views such as a powerful waveform display, an interactive cone of influence window, and other displays for a complete, 360° picture of the device.- Mixed-HDL IP comprehension using Concept’s unique, leading RTL visualization approach, makes complex SoC functionality crystal clear
- Advanced debug options, including waveform signal analysis, interactive logic cone and other specialized views, allow efficient bug eradication
- Specialized SoC tools such as clock tree analysis, as well as custom feature inclusion and auto-documentation increases tool ease-of-use
HomePage: https://concept.de/ Language: English FileSize: 82 Mb Operating Systems: • Windows 7/8.x/10.x 64Bit • Linux RHEL 6.x/7.x/8.x 64 Bit联系1400155802@qq.com
|