- 发帖
- 53470
- 今日发帖
- 最后登录
- 2025-04-19
|
Intel Quartus Prime Pro 25 (x64) | 13.8 GB Altera, a part Intel , has released Altera Quartus Prime Design Software Version 25.1 is programmable logic device design software, which enables analysis and synthesis of HDL designs, which enables the developer to compile their designs, perform timing analysis, examine RTL diagrams, simulate a design’s reaction to different stimuli, and configure the target device with the programmer. Quartus Prime includes an implementation of VHDL and Verilog for hardware description, visual editing of logic circuits, and vector waveform simulation.New Features and Enhancements in Quartus Prime Pro Edition Software Versions 25.1 Quartus Prime Pro Edition Software Version 25.1 includes functional and security updates. Keep your software up-to-date and follow the technical recommendations that help to improve the security of your Quartus Prime installation.Quartus Prime Pro Edition Software Version 25.1 includes the following new features and enhancements:- Introduced device support for Agilex 3 C-Series devices.- Added device support for additional Agilex 5 E-Series devices.- Added device support for additional Agilex 7 F-Series and I-Series devices.- Enhanced Nios V processors as follows:. Enhanced Nios V/g processor with beta implementation of RISC-V Core Local Interrupt Controller (CLIC).. Enhanced Nios V/gprocessor with beta implementation of Shadow Register.. Reduced resource utilization of Nios V/c cores.- Reduced memory required for device modeling.- The Programming File Generator now provides a checksum value for the SOF file. Use this value to ensure that you use the correct SOF file. For example, you can compare the checksums in the RBF and SOF files to confirm they are same.- Enabled debugging over a streaming interface, including Signal Tap debugging over a streaming interface.- Added Functional Safety Separation Design Flow.- Enhanced Advanced Link Analyzer as follows:. Added support support for Agilex 3 C-Series devices.. Improved F-Tile support.- The IP Catalog provides a new icon to indicate whether an IP has a corresponding Example Design that you can generate. The Intel® Quartus® Prime Pro Edition software offers flexible design methodologies, advanced synthesis, and supports the latest Intel® FPGA architectures and hierarchical design flows. The Compiler provides powerful and customizable design processing to achieve the best possible design implementation in silicon. The following features are unique to the Intel® Quartus® Prime Pro Edition -Hyper-Aware Design Flow—use Hyper-Retiming and Fast Forward compilation to reach the highest performance in Intel® Agilex™ and Intel® Stratix® 10 devices.-Intel® Quartus® Prime Pro Edition synthesis—integrates new, stricter language parser supporting all major IEEE RTL languages, with enhanced algorithms, and parallel synthesis capabilities. Added support for SystemVerilog 2009.-Hierarchical project structure—preserve individual post-synthesis, post-placement, and post-place and route results for each design instance. Allows optimization without impacting other partition placement or routing.-Incremental Fitter Optimizations—run and optimize Fitter stages incrementally. Each Fitter stage generates detailed reports.-Faster, more accurate I/O placement—plan interface I/O in Interface Planner.-Platform Designer—builds on the system design and custom IP integration capabilities of Platform Designer. Platform Designer in Intel® Quartus® Prime Pro Edition introduces hierarchical isolation between system interconnect and IP components.-Partial Reconfiguration—reconfigure a portion of the FPGA, while the remaining FPGA continues to function.-Block-Based Design Flows—preserve and reuse design blocks at various stages of compilation. System Requirements:OS: Windows 11, 10, Windows Server 2012, Windows Server 2016, Windows Server 2019, Windows Server 2022 Home Page - https://www.intel.com/本部分内容设定了隐藏，需要回复后才能看到
|
微博帐号登录